

Ro



Application Note: SY8113B

High Efficiency, 500kHz, 3A, 18V Input Synchronous Step Down Regulator

General Description

The SY8113B is a high efficiency 500 kHz synchronous step-down DC-DC converter capable of delivering 3A current. The SY8113B operates over a wide input voltage range from 4.5V to 18V and integrates main switch and synchronous switch with very low R_{DS(ON)} to minimize the conduction loss.

Low output voltage ripple and small external inductor and capacitor sizes are achieved with 500 kHz switching frequency. It adopts the instant PWM architecture to achieve fast transient responses for high step down applications

Ordering Information

Ordering Number	Package type	Note
SY8113BADC	TSOT23-6	

GND

+

Figure 1. Schematic Diagram

Features

Instant PWM architecture to achieve fast transient





80

0.01

0.10

10.00

VIN=12V, VOUT=3.3V

V_{IN}=16V,V_{OUT}=3.3V

1.00

Load Current (A)

Figure 2. Efficiency Figure





Pinout (top view)



Top Mark: WCxyz, (Device code: WC, x=year code, y=week code, z= lot number code)

Pin Name	Pin Number	Pin Description
BS	1	Boot-Strap Pin. Supply high side gate driver. Decouple this pin to LX pin with 0.1uF ceramic cap.
GND	2	Ground pin
FB	3	Output Feedback Pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: Vout=0.6*(1+R1/R2)
EN	4	Enable control. Pull high to turn on Do not float.
IN	5	Input pin. Decouple this pin to GND pin with at least 1uF ceramic cap
LX	6	Inductor pin. Connect this pin to the switching node of inductor

Absolute Maximum Ratings (Note)

Supply Input Voltage	10V
Supply Input Voltage	19V
Enable Voltage	VIN + 0.3V
FB Voltage	4V
Power Dissipation, PD @ TA = 25° C, TSOT23-6 (FC)	1W
Package Thermal Resistance (Note 2)	
θ JA	100°C /W
θ JC	11.2°C /W
Junction Temperature Range	150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	65°C to 150°C

Recommended Operating Conditions (Note 3)

Supply Input Voltage	4.5V to 18V
Junction Temperature Range	
Ambient Temperature Range	40°C to 85°C



3

Electrical Characteristics

 $(V_{IN} = 12V, V_{OUT} = 1.2V, L = 2.2uH, C_{OUT} = 47uF, T_A = 25^{\circ}C, I_{OUT} = 1A$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{IN}		4.5		18	V
Quiescent Current	Iq	$I_{OUT}=0, V_{FB}=V_{REF}*105\%$		100		μA
Shutdown Current	Ishdn	EN=0		5	10	μA
Feedback Reference	V _{REF}		0.591	0.6	0.609	V
Voltage						
FB Input Current	I_{FB}	$V_{FB}=3.3V$	-50		50	nA
Top FET RON	R _{DS(ON)1}			80	90	mΩ
Bottom FET RON	R _{DS(ON)2}			40	50	mΩ
Top FET PeakCurrent	I _{LIM,TOP}				6	А
Limit	-					
Bottom FET Valley	I _{LIM}		3		4.25	А
Current Limit			\$			
EN Rising Threshold	$V_{\rm ENH}$		1.5			V
EN Falling Threshold	V_{ENL}				0.4	V
Input UVLO Threshold	V _{UVLO}				4.5	V
UVLO Hysteresis	V _{HYS}			0.3		V
Min ON Time			50	80	120	ns
Min OFF Time		00	140	170	220	ns
Switching Frequency				500		kHz
Soft-start Time	t _{SS}			800		uS
Thermal Shutdown	T _{SD}			150		°C
Temperature						
Thermal Shutdown	T _{HYS}			15		°C
Hysteresis						
		NON'				

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ JA is measured in the natural convection at $T_A = 25^{\circ}$ C on a low effective 4-layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Pin2 of TSOT23-6 packages is the case position for θ JC measurement.

Note 3: The device is not guaranteed to function outside its operating conditions



Block Diagram





AN SY8113B



Typical Performance Characteristics



AN_SY8113B





AN_SY8113B

Operation

SY8113B is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low Rds(on) power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

SY8113B provides protection functions such as cycle by cycle current limiting and thermal shutdown protection. SY8113B will sense the output voltage conditions for the fault protection.

Applications Information

Because of the high integration in the SY8113B IC, the application circuit based on this regulator IC is rather simple. Only input capacitor $C_{\rm IN}$, output capacitor $C_{\rm OUT}$, output inductor L and feedback resistors (R_1 and R_2) need to be selected for the targeted applications specifications.

Feedback resistor dividers R1 and R2:

Choose R_1 and R_2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R_1 and R_2 . A value of between $10k\Omega$ and $1M\Omega$ is highly recommended for both resistors. If Vout is 3.3V, $R_1=100k$ is chosen, then using following equation, R_2 can be calculated to be 22.1k:



Input capacitor Cr

The ripple current through input capacitor is calculated as:

$$\boldsymbol{I}_{_{\text{CIN}_\text{RMS}}} = \boldsymbol{I}_{_{\text{OUT}}} \cdot \sqrt{D(l-D)}$$

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to

minimize the loop area formed by C_{IN} , and IN/GND pins. In this case, a 10uF low ESR ceramic capacitor is recommended.

Output capacitor Cour:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor greater than 22uF capacitance.

Output inductor L:

L

There are several considerations in choosing this inductor.

 Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$=\frac{V_{OUT}(1-V_{OUT}/V_{IN,MAX})}{F_{sw}\times I_{OUT,MAX}\times 40\%}$$

where Fsw is the switching frequency and $I_{OUT,MAX}$ is the maximum load current.

The SY8113B regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{\text{SAT, MIN}} > I_{\text{OUT, MAX}} + \frac{V_{\text{OUT}}(1\text{-}V_{\text{OUT}}/V_{\text{IN,MAX}})}{2 \cdot F_{\text{SW}} \cdot L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50m Ω to achieve a good overall efficiency.

External Boostrap Cap

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nF low ESR ceramic capacitor connected between BS pin and LX pin is recommended.





Load Transient Considerations:

The SY8113B regulator IC integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a 22pF ceramic cap in parallel with R1 may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.



Layout Design:

The layout design of SY8113B regulator is relatively simple. For the best efficiency and minimum noise problem, we should place the following components close to the IC: C_{IN}, L, R1 and R2.

AN_SY8113B

1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.

2) C_{IN} must be close to Pins IN and GND. The loop area formed by C_{IN} and GND must be minimized.

3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.

4) The components R_1 and R_2 , and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.

5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1Mohm resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.



AN_SY8113B









1. Taping orientation

