

General Description

Conexant's CX8000/CX8050 devices are ultra low-power, high performance High Definition (HD) audio Coder Decoders (CODECs) that support ECR HDA048A mobile extensions and ECR HDA049A, and are primarily targeted at the mobile Personal Computer (PC) market, including notebooks, ultrabooks, All-In-Ones (AIOs), and tablets. The CODECs are fully compliant with all industry specifications, including Universal Audio Architecture (UAA) and the latest Windows Hardware Certification Kit (WHCK). Host interface signaling levels of 1.5V, 1.8V, and 3.3V are selectable, and BIT_CLK frequencies of 24MHz, 12MHz, and 6MHz are supported.

The devices include two stereo Digital-to-Analog Converters (DACs) and Analog-to-Digital Converters (ADCs), a 2.8W stereo Class-D, advanced speaker protection, a capless headphone, an integrated headset with a detect/switch, a universal audio jack, digital microphones, and an integrated hardware Equalizer (EQ)/Dynamic Range Compressor (DRC).

By combining these hardware features with Conexant's AudioSmart voice and speech processing algorithms, the CX8000/CX8050 CODECs are the ideal solution for platforms that need Microsoft Lync, Skype, Cortana, and Automatic Speech Recognition (ASR) certification.

Applications

- Notebooks
- Ultrabooks
- Desktop and AIO PCs
- Tablets
- Embedded applications

System Compatibility

- *HD Audio Specification 1.0a*, including ECR HDA048A mobile extensions and HDA049A
- Windows 7/8.x/10
- WHCK Premium Logo
- Linux
- Android

Features

- Two pairs of independent DACs and ADCs
- Independent sampling rates for DACs and ADCs—supports audio formats ranging from 16-bit to 24-bit, 44.1kHz to 192kHz for DAC, and 44.1kHz to 96kHz for ADC
- Up to 2.8W_{RMS} per channel integrated stereo Class-D amplifiers with full speaker protection
- The CX8050 includes AudioSmart Class-D with intelligent power delivery and dynamic signal loudness optimization
- SpeakerShield technology provides load-based speaker protection independent of driver and application—Protection includes Direct Current (DC), short, near-short, and temperature
- Five-band hardware EQ/DRC plus a programmable High-Pass Filter (HPF)
- ProCoustic capless stereo headphone driver delivers 52mW into 32Ω load with no pops
- Built-in four-conductor headset jack support with auto-detection and auto-switching between Apple and Nokia style headsets with in-line command sensing
- Hum noise is prevented on external powered speakers plugged into the headset jack when the system is off
- Universal jack supports all headsets, headphones, external microphones, and external line-in devices
- Digital Microphone Interface (DMIC) with boost supporting two digital microphone elements with DC offset removal
- Bi-directional External Amplifier Power-Down (EAPD) supports external amplifier control and internal headphone/speaker muting
- Record security prevents unwanted recordings from all or selected input ports
- Analog and digital PC Beep are supported, and Wake-on-beep never misses a beep—even when in low-power mode
- Multiple General Purpose Input/Outputs (GPIOs) for custom applications
- Integrated Low Drop-Out (LDO) regulators
- Headphone limiter supports GS Mark EN50332-2 without an external Bill Of Materials (BOM)

Revision History

Document No.	Release Date	Change Description
019-80xxDSR02	09/02/15	Initial release.

Table of Contents

General Description.....	i
Applications	i
System Compatibility	i
Features.....	i
Revision History	ii
Introduction.....	1
Overview.....	1
CX8000/CX8050 Audio CODEC Features.....	2
Hardware Qualification Process (HQP).....	3
Hardware Interface	4
General	4
High Definition (HD) Audio Host Interface	4
Audio Signals.....	4
CX8000/CX8050 Block Diagram.....	5
Pin Assignments and Signal Definitions.....	6
Absolute Maximum Ratings.....	12
Electrical Characteristics.....	13
Device Performance Specifications.....	14
Power Management and Power Consumption.....	17
Power Management.....	17
Power Supply Minimum/Maximum Ratings	17
Power Consumption	18
Integrated Low Drop-Out (LDO) Regulators	19
Hardware Equalizer (EQ)/Dynamic Range Compressor (DRC)	19
Programmable High-Pass Filter (HPF)	20
Alternating Current (AC) Timing Characteristics.....	21
Digital Microphone Interface (DMIC)	21
HD Audio RESET Timing.....	22
HD Audio Clocks.....	23
Data Output and Input	24
Package Dimensions and Thermal Specifications	25
HD Audio Interface.....	27
Overview.....	27

Intel ECR HDA048A and HDA049A Support	28
Verbs	28
Node ID 00: Root Node	29
Node ID 01: Audio Function Group (AFG)	30
Nodes 10, 11: DAC 1, 2 Widgets	32
Node 12: PC Beep Generator Widget	33
Node 13, 14: ADC 1, 2 Widget	34
Node 15: Mixer Widget	36
Node 16: Port A/Vendor Widget	37
Node 17: Port G	38
Node 18: Port B Widget	39
Node 19: Port D Widget	41
Node 1A: Port C Widget	42
Node 1B: Vendor Widget—EQ and DRC Settings	43
Ordering Information	44

List of Figures

Figure 1: CX8000/CX8050 Block Diagram	5
Figure 2: CX8000/CX8050 40-QFN Hardware Interface Signals.....	6
Figure 3: CX8000/CX8050 40-QFN Pad Signals.....	7
Figure 4: Power Supply Rejection for Class-D Amplifier Output.....	15
Figure 5: Power Supply Rejection for Headphone Amplifier Output.....	15
Figure 6: Class-D Output Power vs Load (1% THD)	16
Figure 7: HPF Response	20
Figure 8: Digital Microphone Clock Timing Waveform.....	21
Figure 9: HD Link RESET Timing	22
Figure 10: BIT_CLK and SYNC Timing Waveforms	23
Figure 11: Data Output and Input Timing Waveforms	24
Figure 12: CX8000/CX8050 40-QFN Package Drawing.....	25

List of Tables

Table 1: CX8000/CX8050 40-Pin Signals.....	8
Table 2: Pad Signal Definitions.....	9
Table 3: Absolute Maximum Ratings	12
Table 4: DC Characteristics—Digital Microphone.....	13
Table 5: DC Characteristics—TTL Compatible (GPIOs, SPKR_MUTE#, and MUSIC_REQ)	13
Table 6: Analog Performance Characteristics	14
Table 7: Device Power State Mapping.....	17
Table 8: DC Supply Voltages.....	17
Table 9: AFG D3 Power Consumption.....	18
Table 10: Full Scale Headphone Playback (32Ω Load)	18
Table 11: Full Scale Class-D Playback (1W per Channel)	18
Table 12: Line-In Recording.....	19
Table 13: Digital Microphone Timing Parameters.....	21
Table 14: HD Link RESET Timing Parameters.....	22
Table 15: BIT_CLK and SYNC Timing Parameters.....	23
Table 16: HD Audio Output Valid Delay Timing Parameters	24
Table 17: HD Audio Input Setup and Hold Timing Parameters	24
Table 18: Thermal Specifications.....	26
Table 19: Node 0 Responses	29
Table 20: Node 01 Responses	30
Table 21: Node 10 and 11 Responses	32
Table 22: PC Beep Generator Responses	33
Table 23: Node 13 and 14 Responses	34
Table 24: Node 15 Responses	36
Table 25: Node 16 Responses	37
Table 26: Node 17 Responses	38
Table 27: Node 18 Response.....	39
Table 28: Node 19 Response.....	41
Table 29: Node 1A Responses.....	42
Table 30: Node 1B Responses.....	43
Table 31: CX8000/CX8050 Ordering Information and Functions	44

Introduction

Overview

Conexant's CX8000/CX8050 devices are ultra low-power, high performance HD audio CODECs that support ECR HDA048A mobile extensions and ECR HDA049A, and are primarily targeted at the mobile PC market, including notebooks, ultrabooks, AIOs, and tablets. The host interface signaling levels of 1.5V, 1.8V, and 3.3V are selectable, and BIT_CLK frequencies of 24MHz, 12MHz, and 6MHz are supported.

The CX8000/CX8050 devices have audio fidelity that exceeds Microsoft desktop and notebook premium logo requirements, including Windows 10. With two 24-bit stereo DACs that operate at sampling frequencies up to 192kHz and two 24-bit stereo ADCs that operate at sampling frequencies up to 96kHz, the CODECs can support multi-streaming and RTC applications. By combining these hardware features with Conexant's AudioSmart voice and speech processing algorithms, the CODECs are the ideal solutions for platforms that need Microsoft Lync, Skype, Cortana, and ASR certification.

Both devices have an integrated $2.8W_{RMS}$ per channel stereo Class-D amplifier. The CX8050 includes an AudioSmart Class-D with intelligent power delivery and dynamic signal loudness optimization with best-in-class speaker protection at all times.

A built-in, five-band hardware EQ and DRC engine optimizes speaker loudness without distortion and enables a high-quality audio experience from internal speakers independent of a driver and operating system. Lock protection provides speaker and microphone safeguards to prevent disabling by hackers.

The tri-state, ProCoustic capless headphone driver produces a full-range frequency response and eliminates external Field Effect Transistors (FETs) for supporting headsets. Integrated auto-detect and auto-switch between Apple and Nokia style headsets eliminates all external BOM. In-line command sensing enables control of third-party applications directly from the headset. A single universal jack supports headsets, headphones, external microphones, and line-in devices.

A Pulse Density Modulated (PDM) single-bit stream interface supports two digital microphones with DC offset removal for array implementations. D3 Live allows external audio devices to play through internal speakers with full speaker EQ/DRC while in system stand-by.

Conexant's PopShield technology eliminates pops and clicks during all transition states, and includes active DC offset removal and an innovative Voltage reference (V_{ref}) ramping scheme. The CX8000/CX8050 devices have D-Flex power management that exceeds Intel's ECR 15B requirements and consumes minimum power during connected standby by powering down DACs, ADCs, and amplifiers without pops or clicks.

Conexant offers comprehensive audio software driver support, with both in-house and third-party software APOs, including Andrea Electronics, Creative Labs, Dolby, DTS, Sonic Focus, Waves, and more. Conexant's AudioSmart voice and speech processing algorithm suite ensures clear voice communication and speech command and control in noisy environments. The Smart Source Pickup (SSP) does not use or rely on beam-forming techniques, and provides an easy to use powerful solution that requires few or no user controls. The SSP passes the latest Intel ASR certification in all orientations with just two microphones, and is available for Windows, Linux, and Android. AudioSmart also offers keystroke, screen tapping, and fan noise suppression.

CX8000/CX8050 Audio CODEC Features

The following lists the CX8000/CX8050 audio CODEC features:

- Two pairs of independent DACs and ADCs
- Independent sampling rates for DACs and ADCs—Supports audio formats ranging from 16-bit to 24-bit, 44.1kHz to 192kHz for DAC, and 44.1kHz to 96kHz for ADC
- Up to 2.8W_{RMS} per channel stereo Class-D with spread spectrum and common mode scrambling to reduce Electro-Magnetic Interference (EMI)
- AudioSmart Class-D intelligent power delivery and dynamic signal loudness optimization maximizes small speaker Sound Pressure Level (SPL) and ensures no speaker damage (CX8050 only)
- Five-band hardware EQ/DRC in addition to a programmable HPF
- SpeakerShield technology provides load-based speaker protection independent of driver and application—Protection includes DC, short, near-short, and temperature
- ProCoustic capless stereo headphone driver delivers 52mW into 32Ω load with no pops
- Built-in four-conductor headset jack support with auto-detection and auto-switching between Apple and Nokia style headsets with in-line command sensing
- Headphone boost provides up to 1.5V_{RMS} output level without performance degradation
- Hum noise is prevented on external powered speakers plugged into the headset jack when the system is off
- Universal jack supports all headsets, headphones, external microphones, and external line-in devices
- PDM interface with boost supports two digital microphone elements and DC offset removal
- Record security prevents unwanted recordings from all or selected input ports
- Analog and digital PC Beep are supported, and Wake-on-beep never misses a beep—even when in low-power mode
- Multiple GPIOs for custom applications
- Bi-directional EAPD supports external amplifier control for power savings, as well as integrated HP and Class-D amplifier shutdown/mute on a single pin—avoids external BOM cost and design complexity
- Integrated LDO regulators
- Headphone limiter supports GS Mark EN50332-2 without an external BOM
- Integrated:
 - 5V to 3.3V LDO voltage regulator for improved analog audio performance
 - 3.3V to 1.8V LDO voltage regulator used to power digital blocks
- 1.5V, 1.8V, and 3.3V HD audio link signaling levels are selectable
- Supports scalable BIT_CLK frequencies of 24MHz, 12MHz, and 6MHz
- Pop Shield II for enhanced pop and click suppression
- Jack sense detects jack events
- An integrated digital mixer is used to record what is playing
- D3 Live allows external audio devices to play to the internal speakers with EQ/DRC with full speaker protection while the system is asleep
- D-Flex enhanced power management exceeds Intel ECR 15B requirements
- Compliant with Intel's *HD Audio Specification 1.0a*, and mobile HD audio extensions in ECR HDA048A and HDA049A

- AudioSmart super wideband voice and speech processing algorithms are available:
 - End-to-end noise reduction
 - True stereo Acoustic Echo Cancellation (AEC)
 - SSP
 - Far Field Pickup
 - ASR certification for all form factors and orientations with two microphones
- Keystroke, screen tap, and fan noise suppression
- 10-band digital parametric SmartEQ enhances the sound quality on low-cost speakers
- Night mode boosts vocal clarity while maintaining background sound quality
- Multi-band DRC further improves the sound quality and loudness of low-cost speakers and prevents speaker rattle and distortion
- Phantom bass creates virtual bass content on mainstream speakers
- 3D:
 - Expander widens the audio stage for fuller and richer sound
 - Headphone recreates a surround, speaker-like environment in headphones so users can enjoy a richer, fuller music listening experience
- AudioSmart GUI—Advanced audio control panel
- Audio director for classic and multi-stream selections
- Third-party software support includes:
 - DTS, Inc.
 - Dolby
 - Creative Labs
 - ForteMedia
 - Andrea
 - Waves (MaxxAudio)
- Supports 32-bit/64-bit Windows OS and Linux
- Available in a 40-pin, thermally-enhanced Quad Flat No-leads (QFN) package

Hardware Qualification Process (HQP)

The Hardware Qualification Process (HQP) is intended to improve the quality and reliability of board designs using the CX8000/CX8050. The goals of this process are to:

- Eliminate common design mistakes
- Ensure boards perform well and pass Driver Test Manager (DTM) fidelity requirements with good margin
- Eliminate potential manufacturing issues that may result from a marginal design
- Eliminate country-specific issues
- Eliminate INF problems
- Converge towards standard designs

The HQP process includes review of schematics, board layout, and BOM. All boards must meet the pre-defined criteria. Contact the local Conexant sales office for more details about the HQP process. The HQP process must be performed for all Original Equipment Manufacturer (OEM) designs.

Hardware Interface

General

High Definition (HD) Audio Host Interface

The HD audio host interface conforms to Intel's *HD Audio Specification 1.0a*. The following lists the supported HD audio signals:

- Bit clock (BIT_CLK), input
- Frame sync (SYNC), input
- Serial data output (SDATA_OUT), input
- Serial data input (SDATA_IN), Input/Output (I/O)
- Master hardware reset (RESET#), input

Audio Signals

The following lists the supported audio interface signals:

- Port A (PORTA_L and PORTA_R), ProCoustic headphone output/line output, headset
- Port B (PORTB_L and PORTB_R), microphone input/line input with Microphone Bias (micbias) voltage
- Port C (PORTC_L and PORTC_R), analog or digital microphone input with micbias voltage
- Port D (PortD_A, PortD_B), analog headset mono microphone input (supports Apple/Nokia style headset auto-detection and auto-switching with no BOM)
- Port G (LEFT+ and RIGHT+), Class-D speaker amplifier stereo/mono output
- PC Speaker Beep pass-through (PC_BEEP), input

CX8000/CX8050 Block Diagram

The following figure shows a simplified block diagram of the CX8000/CX8050.




Figure 1: CX8000/CX8050 Block Diagram

Pin Assignments and Signal Definitions

The following figure shows the CX8000/CX8050 40-QFN device signals by major interface.




Figure 2: CX8000/CX8050 40-QFN Hardware Interface Signals

The following figure and Table 1 show the CX8000/CX8050 40-QFN device signals by pin number.




Figure 3: CX8000/CX8050 40-QFN Pad Signals

Table 1: CX8000/CX8050 40-Pin Signals

Pad Number	Signal Name
1	DMIC_DAT/GPIO1
2	VDDO_3.3
3	FILT_1.8V
4	SDATA_OUT
5	BIT_CLK
6	SDATA_IN
7	VDD_IO
8	SYNC
9	RESET#
10	PC_BEEP
11	CLASS-D_REF
12	LEFT+
13	LPWR_5.0
14	LEFT-
15	RIGHT-
16	RPWR_5.0
17	RIGHT+
18	DVDD_3.3
19	FLY_P
20	FLY_N

Pad Number	Signal Name
21	AVEE
22	PORTA_L
23	PORTA_R
24	AVDD_HP
25	HGNDA
26	HGNDB
27	AVDD_3.3
28	AVDD_5V
29	VREF_1.65V
30	PORTD_A_MIC
31	PORTD_B_MIC
32	PORTB_L_LINE
33	PORTB_R_LINE
34	MICBIASB
35	MICBIASC
36	MUSIC_REQ/GPIO0/PORTC_L_MIC
37	GPIO1/PORTC_R_MIC
38	JSENSE
39	EAPD
40	DMIC_CLK/MUSIC_REQ/GPIO0

The following lists the acronyms used in Table 2:

- GND = Ground
- I = Input
- Ia = Input analog
- Id = In Digital
- IHD = Input High Definition
- O = Output
- Oa = Output analog
- Od = Out digital
- PWR = Power
- Ref = Reference

Table 2: Pad Signal Definitions

Label	Pad Number	Type	I/O Type	Signal Name/Description
Power				
VDD0_3.3	2	PWR	I	Digital Supply Voltage. 3.3V—Connect to the 3.3V system.
FILT_1.8V	3	PWR	O	Internally Regulated Digital Core Supply Voltage. 1.8V –5%/10%—Connect to an external decoupling capacitor.
VDD_IO	7	PWR	I	Input/Output Signaling Voltage Supply. Determines the signaling voltage that is being used on the host system. When VDD_IO is: <ul style="list-style-type: none"> • 1.5V = Device uses 1.5V signaling on the HDA interface pins • 1.8V = Device uses 1.8V signaling on the HDA interface pins • 3.3V = Device uses 3.3V signaling on the HDA interface pins
LPWR_5.0	13	PWR	I	Supply Voltage for Class-D Amplifier, Left Channel. 5V—Connect to RPWR_5.0. Connect LPWR_5.0/RPWR_5.0, and then to the 5V system supply.
RPWR_5.0	16	PWR	I	Supply Voltage for Class-D Amplifier, Right Channel. 5V—Connect to LPWR_5.0. Connect LPWR_5.0/RPWR_5.0, and then to the 5V system supply.
DVDD_3.3	18	PWR	I	Charge Pump Input Supply Voltage. 3.3V—Connect to the 3.3V system.
FLY_P	19	PWR	Ref	Charge Pump Negative Transfer Charge. Connected to FLY_N through a 1µF capacitor.
FLY_N	20	PWR	Ref	Charge Pump Negative Transfer Charge. Connected to FLY_P through a 1µF capacitor.
AVEE	21	PWR	O	Internally Generated Analog Negative Supply. –2.0V –10%/15%—Connect to an external decoupling capacitor. Note: If headphone boost is enabled, this is –2.6V.
AVDD_HP	24	PWR	I	Supply Input Voltage for Headphone Amplifiers. 3.3V—Connect to the 3.3V system.
AVDD_3.3	27	PWR	O	Output Voltage from LDO. 3.3V –5%/10%—Connect to an external decoupling capacitor.
AVDD_5V	28	PWR	I	Analog Supply Input Voltage for LDO. 5V—Connect to the 5V system supply.
Ground (GND)				
HGNDA	25	GND	GND	Headset Microphone Ground. Microphone: <ul style="list-style-type: none"> • Ground terminal for Apple-style headsets • Bias for Nokia-style headsets
HGNDB	26	GND	GND	Headset Microphone Ground. Microphone: <ul style="list-style-type: none"> • Ground terminal for Nokia-style headsets • Bias for Apple-style headsets

Label	Pad Number	Type	I/O Type	Signal Name/Description
GND	41	GND	GND	CODEC Ground. Thermal/electrical GND paddle of the device. Connect to the system and audio ground.
HD Audio Interface				
SDATA_OUT	4	I	IHD	Serial Data Output. Serial input data stream from an HDA controller. <ul style="list-style-type: none"> Reset state = Low Standard load = 50pF Connect to SDATA_OUT through 33Ω.
BIT_CLK	5	I	IHD	Bit Clock. 24MHz/12MHz/6MHz serial data input bit clock from the HDA link. Connect to BIT_CLK.
SDATA_IN	6	I/O	IHD	Serial Data Input. Serial output data stream to the HDA controller. Functions as an input during CODEC initialization. Controller has a weak pull-down resistor to prevent spurious events in electrically noisy environments. Connect to SDATA_IN through 33Ω.
SYNC	8	I	IHD	Frame Sync. 48kHz fixed rate sample HDA sync input. Synchronization pulse from an HDA compliant controller to all of the HDA compliant CODECs on the link. This signal is nominally a 0.167μs wide pulse that is used to synchronize the HDA. <ul style="list-style-type: none"> Reset state = Low Standard load = 50pF SYNC is derived from dividing BIT_CLK by 500. Connect to SYNC.
RESET#	9	I	IHD	Master Hardware Reset. Active low HDA link reset signal. The minimum width of this pulse must be 100μs. Connect directly to RESET.
Reference Voltage Connections				
CLASSD_REF	11	REF	Ref	Class-D Amplifier Reference Voltage. Connect to the RPWR_5.0/LPWR_5.0 voltage supply through an external capacitor.
VREF_1.65V	29	REF	Ref	Analog Reference Voltage. 1.65V –6%/12%—Connect to an external decoupling capacitor.
GPIOs				
DMIC_DAT/GPIO1	1	I/O	Id/Od	Multi-purpose I/O Pin. Use: <ul style="list-style-type: none"> DMIC_DAT for the microphone data input when Port C is configured for the digital microphone. GPIO1 for GPIO applications
EAPD	39	I/O	Id/Od	Bi-directional EAPD. Bi-directional pin. Refer to the reference schematics for details. <p>Output. Controls the external amplifiers' power up/down per the <i>HD Audio Specification</i>.</p> <p>Input. Can be driven by EC or such to mute Class-D and headphones.</p>

Label	Pad Number	Type	I/O Type	Signal Name/Description
DMIC_CLK/ MUSIC_REQ/GPIO0	40	I/O	Id/Od	Multi-purpose I/O Pin. Use: <ul style="list-style-type: none"> DMIC_CLK for microphone clock input when Port C is configured for a digital microphone MUSIC_REQ to enable the D3 Live mode <ul style="list-style-type: none"> Note: Before returning from the system sleep mode, the MUSIC_REQ pin must be set low. GPIO0 for GPIO applications
Audio Digital Signals				
PC_BEEP	10	I	Ia	PC Speaker Beep Pass-through. Input. Logic-level BEEP signal needs to be AC-coupled to this pin. The default gain setting is: <ul style="list-style-type: none"> -28dB on the speakers -46dB on the headphone
Audio Analog Signals				
LEFT+	12	O	Oa	Class-D Amplifier Output, Left Channel, Positive.
LEFT-	14	O	Oa	Class-D Amplifier Output, Left Channel, Negative.
RIGHT-	15	O	Oa	Class-D Amplifier Output, Right Channel, Negative.
RIGHT+	17	O	Oa	Class-D Amplifier Output, Right Channel, Positive.
PORTA_L	22	O	Oa	Headphone Output/Line Output, Left Channel. A ProCooustic (capless) headphone output.
PORTA_R	23	O	Oa	Headphone Output/Line Output, Right Channel. A ProCooustic (capless) headphone output.
PORTD_A_MIC	30	I	Ia	Headset Microphone Input. Mono microphone input for Apple-style headsets.
PORTD_B_MIC	31	I	Ia	Headset Microphone Input. Mono microphone input for Nokia/OMTP-style headsets.
PORTB_L_LINE	32	I	Ia	Microphone Input/Line Input, Left Channel. With micbias voltage.
PORTB_R_LINE	33	I	Ia	Microphone Input/Line Input, Right Channel. With micbias voltage.
MICBIASB	34	REF	Ref	Micbias Voltage for Port B.
MICBIASC	35	REF	Ref	Micbias Voltage for Port C.
MUSIC_REQ/GPIO0/ PORTC_L_MIC	36	I/O	I/Oa	Multi-purpose I/O Pin. Use: <ul style="list-style-type: none"> MUSIC_REQ to enable the D3 Live mode (set high) <ul style="list-style-type: none"> Note: Before returning from the system sleep mode, the MUSIC_REQ pin must be set low. GPIO0 for GPIO applications PortC_LMIC for the microphone left channel when configured for the port C analog microphone
GPIO1/ PORTC_R_MIC	37	I/O	I/Oa	Microphone Input/Line Input, Right Channel. With micbias voltage.
JSENSE	38	I/O	I/Oa	Jack Sense Input.

Absolute Maximum Ratings

The following table lists the device's absolute maximum ratings.

Table 3: Absolute Maximum Ratings

Parameter	Symbol	Limits	Units
Supply Voltage	DVDD_3.3/VDDO_3.3	3.6	V
	VDD_IO	3.6/1.65 ¹	
	AVDD_HP	3.6	
	AVDD_5V	5.5	
	RPWR_5.0/LPWR_5.0	5.5	
Digital Input Voltage	V_{ind}	-0.7 to 4	V
Analog Input Voltage	V_{ina}	-0.7 to 4	V
DC Clamp Current, Input	I_{ik}	± 20	mA
DC Clamp Current, Output	I_{ok}	± 20	mA
Storage Temperature Range	T_{stg}	-55 to 125	°C
Operating Temperature Range	T_{op}	0 to 70	°C

1 = Depends on the HD audio signaling level.

Electrical Characteristics

The following table lists the electrical characteristics for the DMIC.

Table 4: DC Characteristics—Digital Microphone

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Input Voltage Low	V_{IL}	-0.3	-	$0.35 \times V_{DDO_3.3}$	V	-
Input Voltage High	V_{IH}	$0.65 \times V_{DDO_3.3}$	-	3.3	V	-
Output Voltage Low	V_{OL}	-	-	0.4	V	-
Output Voltage High	V_{OH}	$V_{DDO_3.3} - 0.4$	-	-	V	-
Drive Strength	-	0.3	4	6.8	mA	Adjustable

Note:

- Test conditions unless otherwise stated:
 - $V_{DDO_3.3} = 3.3 \pm 0.165$ VDC
 - $TA = 0^{\circ}\text{C}$ to 70°C
- Input load $20\mu\text{A}$ (weak pull-down)

The following table lists the device's DC characteristics for the TTL-compatible I/Os.

Table 5: DC Characteristics—TTL Compatible (GPIOs, SPKR_MUTE#, and MUSIC_REQ)

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Input Voltage	V_{IN}	-	-	4	V	-
Input Voltage Low	V_{IL}	-0.5	-	0.8	V	-
Input Voltage High	V_{IH}	2	-	$V_{dd} + 0.5$	V	-
Output Voltage Low	V_{OL}	0	-	0.4	V	-
Output Voltage High	V_{OH}	2.4	-	V_{dd}	V	-
GPIO Output Sink Current at 0.4V Maximum	-	-	-	12	mA	-
GPIO Output Source Current at 2.97V Minimum	-	-	-	12	mA	-
GPIO Rise/fall Time	-	-	-	4	ns	25% to 75%

Note: Test conditions unless otherwise stated:

- $V_{DDO_3.3} = 3.3 \pm 0.165$ VDC
- $TA = 0^{\circ}\text{C}$ to 70°C
- External load = 50pF

Device Performance Specifications

The tables and graphs in this section illustrate the device's analog performance.

Table 6: Analog Performance Characteristics

Parameter	Minimum	Typical	Maximum	Units
Headphone Output				
Full Scale Output Voltage	-	1.3 ¹	-	V _{RMS}
Dynamic Range (Measured with –60dBFS Signal Present)	-	100	-	dBFS
Total Harmonic Distortion Plus Noise (THD+N), Measured at –3dBFS	-	–86	-	dB
Channel Crosstalk	-	–75	-	dBFS
Analog Frequency Response (±3dB at 20Hz, ±1dB at 20000Hz)	20	-	20000	Hz
Class-D Speaker Amplifier Outputs				
Full Scale Output Voltage (into 4Ω)	-	4	-	V _p
	-	2.90	-	V _{RMS}
Dynamic Range (Measured with –60dBFS Signal Present)	-	94	-	dBFS
THD+N, Measured at –3dBFS	-	–65	-	dBFS
Analog Frequency Response (±3dB at 20Hz, ±1dB at 20000Hz)	20	-	20000	Hz
Efficiency (Measured at 1W/Ch)	-	85	-	%
Line Inputs				
Full Scale Input Voltage	1	-	-	V _{RMS}
Dynamic Range (Measured with –60dBFS Signal Present)	-	92	-	dBFS
THD+N, Measured at –3dBFS	-	–87	-	dB
Channel Crosstalk	-	–84	-	dBFS
Analog Frequency Response (±3dB at 200Hz, ±1dB at 20000Hz)	20	-	20000	Hz
Input Resistance—0dB	-	15.8	-	kΩ
Input Capacitance	-	5	-	pF
Microphone Inputs				
Full Scale Input Voltage with:				
20dB boost	0.1	-	-	V _{RMS}
Boost off	1	-	-	-
Dynamic Range (Measured with –60dBFS Signal Present)	-	92	-	dBFS
THD+N, Measured at –3dBFS	-	–87	-	dB
Channel Crosstalk (Measured at 1kHz, 0dB Gain)	-	–84	-	dBFS
Analog Frequency Response (±3dB at 200Hz, ±1dB at 20000Hz)	100	-	20000	Hz
Input Resistance				
0dB		15.8	-	kΩ
10dB–40dB		5	-	-
Input Capacitance	-	5	-	pF

1 = The HP boost is enabled.




Figure 4: Power Supply Rejection for Class-D Amplifier Output




Figure 5: Power Supply Rejection for Headphone Amplifier Output




Figure 6: Class-D Output Power vs Load (1% THD)

Power Management and Power Consumption

Power Management

Advanced power management features allow the device to conserve additional power by disabling/enabling individual functional blocks.

Table 7: Device Power State Mapping

Device State	System State	Wake-up Time	Description
D0	S0	-	Device is in full power.
D1, D2	S0-Idle	1ms	Lower power standby (LP1). Transition time to full power is 1ms.
D3	S0-Idle	10ms 75ms	Lowest power standby (LP2). Transition time to full power is 10ms, and an additional 75ms for full fidelity.
D4	S3	200ms	Standby, prepare for shutdown. Transition time to full power 200ms.
D4	S4	200ms	Hibernate, prepare for shutdown. Transition time to full power 200ms.

Power Supply Minimum/Maximum Ratings

The following table shows the required voltages at the various supply input pins of the devices.

Table 8: DC Supply Voltages

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Digital Voltage Supply	VDDO_3.3	3.165	3.3	3.465	V	-
Charge Pump Supply	DVDD_3.3	3.165	3.3	3.465	V	-
HDA Bus Signaling Supply, 3.3V	VDD_IO	3.165	3.3	3.465	V	-
HDA Bus Signaling Supply, 1.8V	VDD_IO	1.71	1.8	1.89	V	-
HDA Bus Signaling Supply, 1.5V	VDD_IO	1.425	1.5	1.575	V	-
Class-D Amp Supply, Left Channel	LPWR_5.0	4.75	5	5.25	V	-
Class-D Amp Supply, Right Channel	RPWR_5.0	4.75	5	5.25	V	-
Headphone Voltage Supply	AVDD_HP	3.165	3.3	3.465	V	-
5V-to-3.3V Regulator Input	AVDD_5V	4.75	5	5.25	V	-

Power Consumption

Test conditions for the nominal device are at 25°C. The tables in this section provide the power consumption parameters.

Table 9: AFG D3 Power Consumption

Power Rail (V)		Bit_CLK		No BIT_CLK	
		mA	mW	mA	mW
AVDD_5V	5	0.3	1.5	0.5	2.4
AVDD_HP	3.3	0	0	0	0.1
SPKPWR	5	0.6	3.1	0.5	2.5
VDDO_3.3	3.3	4.1	13.5	0.9	3
VDD_IO	3.3	0.3	1	0	0
DVDD_3.3	3.3	0	0	0.1	0.2
Total Power Consumption (mW)			19.1	8.1	

Table 10: Full Scale Headphone Playback (32Ω Load)

Power Rail (V)		Play 0dB Sine Wave to Capless HP	
		mA	mW
AVDD_5V	5	7.2	35.8
AVDD_HP	3.3	30.7	101.4
SPKPWR	5	0.5	2.5
VDD_IO	3.3	20.5	67.7
VDDIO_3.3	3.3	0.2	0.5
DVDD_3.3	3.3	40.4	133.4
Total Power Consumption (mW)			341.4

Table 11: Full Scale Class-D Playback (1W per Channel)

Power Rail (V)		Play 0dB Sine Wave to Class-D (1W)	
		mA	mW
AVDD_5V	5	14.3	71.7
AVDD_HP	3.3	0	0
SPKPWR	5	473.3	2366.5
VDDO_3.3	3.3	20.5	67.7
VDD_IO	3.3	0.2	0.5
DVDD_3.3	3.3	0.9	2.9
Total Power Consumption (mW)			2509.4

Table 12: Line-In Recording

Power Rail (V)		Line-In Record from Port B	
		mA	mW
AVDD_5V	5	8.8	43.9
AVDD_HP	3.3	0	0
SPKPWR	5	0.5	2.5
VDDO_3.3	3.3	18.9	62.4
VDD_IO	3.3	0.4	1.2
DVDD_3.3	3.3	0.1	0.2
Total Power Consumption (mW)			110.2

Integrated Low Drop-Out (LDO) Regulators

The devices feature the following two integrated LDO voltage regulators:

- 5V to 3.3V regulator = Although the output of this voltage regulator (AVDD_3.3) can be used to power external circuitry (e.g., low-power analog), external current consumption from the regulator should be limited to no more than 30mA. Additionally, caution should be used when powering external circuitry, and use filtering (e.g., ferrite bead plus capacitor) to prevent the external circuitry from adding noise to the AVDD_3.3 voltage rail.
- 3.3V to 1.8V regulator = The output of this voltage regulator (FILT_1.8) can also be used to power external circuitry (e.g., discrete logic).

Hardware Equalizer (EQ)/Dynamic Range Compressor (DRC)

Five-band EQ/DRC is normally used in the Class-D path to protect and equalize the performance of the typically small speakers found in notebooks. The five-channel EQ is implemented with five bi-quad filters that are programmable. The hardware DRC helps to get maximum loudness from speakers while preventing distortion. Easy-to-use tuning tools are available on request.

Programmable High-Pass Filter (HPF)

The device features a hardware digital HPF that is intended to be applied to the DAC that is mapped to the Class-D speaker port (assumed to drive external amplifier or powered speakers). The HPF is enabled and set to 120Hz by default. The cut-off frequency can be adjusted from 30Hz to 1890Hz in 30Hz increments. The purpose of this high-pass is to prevent audio content with a significant DC offset from heating and possibly damaging speakers on systems that do not enable EQ/DRC. Audio content with a large DC component can easily be found in homemade movies and Internet sites.




Figure 7: HPF Response

Alternating Current (AC) Timing Characteristics

Digital Microphone Interface (DMIC)

The DMIC for the CX8000/CX8050 devices consists of a clock and a data pin. The digital microphone clock pin provides a 3.072MHz (default) or 1.536MHz clock to the digital microphone. The digital microphone data pin is an input, accepting multiplexed PDM data from the digital microphone. [Figure 8](#) illustrates the timing waveforms, and [Table 13](#) lists the timing parameters.

Note: For a list of qualified digital microphones, contact a Conexant Sales FAE.




Figure 8: Digital Microphone Clock Timing Waveform

Table 13: Digital Microphone Timing Parameters

Parameter	Symbol	Minimum	Typical	Maximum	Units
DMIC_CLK Frequency ¹	-	3.0689	3.072	3.0751	MHz
DMIC_CLK Period	T _{Dmic_clk_period}	325.19	325.52	325.85	ns
DMIC_CLK Transition Period @ 50pF ²	-	-	-	4	ns
DMIC_CLK Transition Period @ 20pF ²	-	-	-	1.9	ns
DMIC_CLK Transition Period @ 7pF ²	-	-	-	1	ns
DMIC_DATA Setup Time	T _{su}	-	36	-	ns
DMIC_DATA Hold Time	T _h	0	-	-	ns

1 = Worst case duty cycle restricted to 40/60.

2 = Measured between 25% and 75% full scale.

HD Audio RESET Timing

The ECR HDA048A allows HD audio devices to operate without the need to connect the HD link RESET# signal. The CX8000/CX8050 defaults to not using RESET#. To ensure correct operation, the host signaling must fully comply with the *HD Audio/ECR Specification* and must stop BCLK for at least 15 microseconds. See the following figure for the timing requirement.




Figure 9: HD Link RESET Timing

Table 14: HD Link RESET Timing Parameters

Parameter	Symbol	Minimum	Typical	Maximum	Units
RST# Active	T_{RST}	115	-	-	μs
BCLK to RST# De-assert Time	T_{BRD}	100	-	-	μs
SDI Initialization Request Time	T_{Init}	10	-	25	Number of Frames
BCLK Stop Time	T_{ST}	15	-	-	μs

HD Audio Clocks

The BIT_CLK signal is a 24MHz clock that is sourced from the HD audio controller and connected to all CODECs on the link. Figure 10 and Table 15 show the HD audio clock waveforms and timing parameters.




Figure 10: BIT_CLK and SYNC Timing Waveforms

Table 15: BIT_CLK and SYNC Timing Parameters

Parameter	Symbol	Minimum	Typical	Maximum	Units
BIT_CLK Frequency	-	23.9976	24	24.0024	MHz
BIT_CLK Period	Tclk_period	41.363	41.67	41.971	ns
BIT_CLK Output Jitter	-	-	150	500	Ps
BIT_CLK High Pulse Width ^{1,2}	Tclk_high	18.75	-	22.91	ns
BIT_CLK Low Pulse Width ^{1,2}	Tclk_low	18.75	-	22.91	ns
SYNC Frequency ³	-	-	48	-	kHz
SYNC Period	Tsync_period	-	20.8	-	μs
SYNC High Pulse Width	Tsync_high	-	4 x Tclk_period	-	μs

1 = 47.5pF–70pF external load.

2 = Worst-case duty cycle restricted to 40/60.

3 = The SYNC frequency is equal to the BIT_CLK frequency, divided by 500.

Data Output and Input

Figure 11 illustrates the data output and input waveforms, and Table 16 and Table 17 list the timing parameters.




Figure 11: Data Output and Input Timing Waveforms

Table 16: HD Audio Output Valid Delay Timing Parameters

Parameter	Symbol	Minimum	Typical	Maximum	Units
Output Valid Delay from Rising Edge of BIT_CLK	T_{co}	3	-	11	ns

Note:

- The timing is for SDATA and SYNC outputs with respect to BIT_CLK at the device driving the output.
- 50pF external load.

Table 17: HD Audio Input Setup and Hold Timing Parameters

Parameter	Symbol	Minimum	Typical	Maximum	Units
Input Setup at Both Rising and Falling Edge of BIT_CLK	T_{setup}	5	-	-	ns
Input Hold at Both Rising and Falling Edge of BIT_CLK	T_{hold}	5	-	-	ns

Note:

- The timing is for SDATA and SYNC inputs with respect to BIT_CLK at the device latching the input.
- The CX8000/CX8050 devices do not impose a maximum value on the system.

Package Dimensions and Thermal Specifications

The following figure shows the package drawing for the devices.




Figure 12: CX8000/CX8050 40-QFN Package Drawing

The following table defines the thermal specifications.

Table 18: Thermal Specifications

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Theta-JA (Junction-to-Ambient Thermal Resistance)	θ_{JA}	-	36.2	-	°C/W	Four-layer PCB with solid ground plane and thermal vias (still air).
Psi-JT (Junction-to-Package Top Thermal Characterization Parameter)	Ψ_{JT}	-	0.39	-	°C/W	Four-layer PCB with solid ground plane and thermal vias (still air).

Note: Measurements per JEDEC EIA/JESD 51. The θ_{JA} of application boards with more than four layers stay the same or improve if the PCB construction is similar to the JEDEC EIA/JESD 51 defined four-layer PCB (2S2P plus vias).

HD Audio Interface

Overview

The HD audio interface is a five-pin interface:

- Clock (BIT_CLK)
- Serial data in (SDATA_IN)
- Serial data out (SDATA_OUT)
- SYNC
- RESET#

The clock is provided by the controller at a frequency of 24MHz. Because the SDATA_OUT signal is provided by the controller and contains data for every edge of the 24MHz clock, the CX8000/CX8050 must sample data on both rising and falling edges of SDATA_OUT.

The SYNC signal not only signals the beginning of the 500 clock frame, it designates the beginning of the data for each stream and indicates which stream of data is to be on SDATA_OUT next (streams do not need to appear in order; the controller may do as it likes). Channels are another way of organizing the serial data. Each stream has at least one channel. Each stream must start with channel 0 and proceed without interruption until all the assigned channels are exhausted. A stereo pair takes two adjacent channels.

The SDATA_IN signal contains the CX8000/CX8050 data that is headed towards the controller, and is only generated on rising edges. This includes information read from the HD audio registers, ADC, and incoming modem data. The stream and channel are indicated before the data is transmitted on SDATA_IN (refer to Intel's *HD Audio Specification 1.0a* for the format). The SDATA_IN signal is responsible for knowing the device number, which is the CODEC Address (CAd) in Intel's *HD Audio Specification 1.0a*. During the last clock of the first sync after a Power-on Reset (POR), the SDATA_IN is driven high by the CX8000/CX8050 for one clock cycle, which indicates to the controller the need for a CAd. The CX8000/CX8050 devices stop driving the SDATA_IN signal, and then the controller begins to drive it. The controller drives SDATA_IN high through the next sync, and the CAd is assigned by the number of clocks after the fall of sync that it takes for the SDATA_IN to fall. The interface then turns around again, and SDATA_IN is an output from the CX8000/CX8050 until reset.

Intel's *HD Audio Specification 1.0a* also contains one other concept of an unsolicited message. Unsolicited messages can occur for a number of reasons, such as timers, ringing phones, answers from the device to a register read, etc. Because the bus has no interrupt, these reasons are taken care of in unsolicited messages. If the controller was not addressing the CAd assigned to the CX8000/CX8050 during the previous frame and if one of these unsolicited messages is needed (and enabled), the CX8000/CX8050 devices use the first cycles after the sync on SDATA_IN to alert the controller to the event. Only one event can be signaled in a frame.

The CX8000/CX8050 devices only send the message once, and do not expect any sort of acknowledgment from the controller.

Intel ECR HDA048A and HDA049A Support

The CX8000/CX8050 CODECs also support Intel's HD audio mobile extensions in ECR HDA048A and HDA049A. These new power saving extensions to Intel's *HD Audio Specification* are fully backward-compatible with HD audio 1.0a. The CODECs that only support the *HD Audio Specification 1.0a* work with host chipsets that support ECR HDA048A. Similarly, the CODECs that support ECR HDA048A work with the host chipsets that only support the *HD Audio Specification 1.0a*.

Under ECR HDA048A, the HD audio architecture is designed to support static clock frequency switching. This is an optional feature that helps to save power when the audio subsystem is configured for lower Band Width (BW) operations when it is feasible to run a slower BCLK. In addition to supporting the mandatory default 24MHz BCLK, HD audio controllers and CODECs may optionally support a set of lower operating frequencies (i.e., 6MHz and 12MHz)—the CX8000/CX8050 devices also support these rates.

Under HDA049A, the link signaling voltage supports 1.5V, 1.8V, and 3.3V.

Verbs

This section describes how this device interacts with the verbs defined in Intel's *HD Audio Specification 1.0a*. Each of the following subsections describe the verb IDs, parameters/payload, and corresponding responses that apply to that node.

Verbs are commands and queries that are passed from the HD audio controller to the CODECs on the HD audio bus. Responses are data passed from the HD audio CODEC to the HD audio controller. All controller verbs must be followed by a CODEC response. Unsolicited responses from the CODEC are data transmitted without a controller verb request.

A 1 in the:

- Valid bit position indicates the Response field contains a valid response.
- UnSol bit position is meaningful only when the Valid bit is set, and indicates that the response is unsolicited rather than in reply to a verb.

The 32 actual response bits vary in format and are each documented in Intel's *HD Audio Specification 1.0a*.

Note: For more information regarding the verbs, controller, CODEC commands, and control protocol, refer to Intel's *HD Audio Specification 1.0a* document.

Each node in the CODEC is addressed using a CA_d that is assigned to the CODEC during initialization, and the Node's ID (NID). The concatenation of the CA_d and NID provide a unique address that allows commands to reference a specific node within the audio subsystem.

The entire verb is formed by pre-pending the CA_d and the NID to the verb ID and parameter/payload. In this section's tables and descriptions, the CA_d and NID are not listed as part of the verb.

Register values may have up to five letters included with their default value. These letters indicate which of the possible reset events force the register to its default value. The five letters are as follows:

- P = POR
- R = HD audio reset pin assertion
- V = Single verb reset
- W = Double verb reset
- D = D-state change reset

Only the letters in the list force the register to its default value.

Node ID 00: Root Node

Table 19 defines a root node that has one Audio Function Group (AFG). This device is compliant with and follows the guidelines given in Intel's *HD Audio Specification 1.0a* and the *Windows Logo Program Device Requirements* for Windows 7 and Windows 8.

Table 19: Node 0 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Vendor ID	0xF00	0x00	0x14F11F40 0x14F11F72	-	CX8000 CX8050
Revision ID	0xF00	0x02	0x00100000	-	A0.
Subordinate Node Count	0xF00	0x04	0x00010001	-	Audio AFG.
Bit Clock Capabilities	0xF00	0x16	0x00000007	-	Supports 6MHz, 12MHz, and 24MHz.
Interface Capabilities	0xF00	0x17	0x00000001	-	Default—the reset pin is not required.
Get Current BCLK Frequency	0xF37	0x00	0x0000000a (P)	0x00000004	<ul style="list-style-type: none"> • 4 = 24MHz • 2 = 12MHz • 1 = 6MHz

Node ID 01: Audio Function Group (AFG)

The following table describes an AFG.

Table 20: Node 01 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Subordinate Node Count	0xF00	0x04	0x0010000D	-	<ul style="list-style-type: none"> Starting node = 10 Node count = 13
Function Group	0xF00	0x05	0x00000101	-	<ul style="list-style-type: none"> AFG Unsolicited capable
AFG Capabilities	0xF00	0x08	0x00010F0F	-	<ul style="list-style-type: none"> Sample delay in and out is 16 PC Beep generation
PCM Size and Rate	0xF00	0x0A	0x000E0160	-	<ul style="list-style-type: none"> 16-bit and 24-bit 44.1kHz, 48kHz, and 96kHz
PCM Format	0xF00	0x0B	0x00000001	-	PCM only.
Supported Power States	0xF00	0x0F	0xE000001F	-	EPSS, clock stop, D0, D1, D2, D3, and D4.
GPIO Count	0xF00	0x11	0xC0000002	-	Two GPIOs, unsolicited message, and wake.
Get Power State	0xF05	0x00	0x00000abc	0x00000633 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state The settings reset is cleared by this verb or any write to this node.
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Unsolicited	0xF08	0x00	0x000000aa	0x00000000 (P,W)	aa = Unsolicited enable and tag.
Set Unsolicited	0x708	0xaa	0x00000000	-	aa = Unsolicited enable and tag.
Get GPIO Data	0xF15	0x00	0x000000aa	0x00000000 (P,W)	aa = GPIO data.
Set GPIO Data	0x715	0xaa	0x00000000	-	aa = GPIO data.
Get GPIO Enable	0xF16	0x00	0x000000aa	0x00000000 (P,W)	aa = GPIO enable.
Set GPIO Enable	0x716	0xaa	0x00000000	-	aa = GPIO enable.
Get GPIO Direction	0xF17	0x00	0x000000aa	0x00000000 (P,W)	aa = GPIO direction.
Set GPIO Direction	0x717	0xaa	0x00000000	-	aa = GPIO direction.
Get GPIO Wake	0xF18	0x00	0x000000aa	0x00000000 (P,W)	aa = GPIO wake.
Set GPIO Wake	0x718	0xaa	0x00000000	-	aa = GPIO wake.
Get GPIO UM Enable	0xF19	0x00	0x000000aa	0x00000000 (P,W)	aa = Unsolicited message enable.
Set GPIO UM Enable	0x719	0xaa	0x00000000	-	aa = Unsolicited message enable.
Get GPIO Sticky Mask	0xF1A	0x00	0x000000aa	0x00000000 (P,W)	aa = Sticky mask.
Set GPIO Sticky Mask	0x71A	0xaa	0x00000000	-	aa = Sticky mask.

Table 20: Node 01 Responses (Continued)

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Default Config	0xF1C– 0xF1F	0x00	0xaabbccdd	0x00000000 (P)	<ul style="list-style-type: none"> aa = Config4 bb = Config3 cc = Config2 dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.
Get Subsystem ID	0xF20– 0xF23	0x00	0xaaaabbcc	0x14F10101 (P)	<ul style="list-style-type: none"> aaaa = Subsystem ID bb = SKU ID cc = Assembly ID
Set Subsystem ID 1	0x720	0xaa	0x00000000	-	aa = Assembly ID.
Set Subsystem ID 2	0x721	0xaa	0x00000000	-	aa = SKU ID.
Set Subsystem ID 3	0x722	0xaa	0x00000000	-	aa = Subsystem ID low byte.
Set Subsystem ID 4	0x723	0xaa	0x00000000	-	aa = Subsystem ID high byte.
Soft Reset	0x7FF	0x00	0x00000000	-	-

Nodes 10, 11: DAC 1, 2 Widgets

The following table describes a stereo DAC that supports 16-bit, 20-bit, and 24-bit widths, and 44.1kHz, 48kHz, 96kHz, and 192kHz sample rates.

Table 21: Node 10 and 11 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Converter Format	0xA	0x0000	0x0000aaaa	0x00000031 (P,W)	aaaa = Converter format.
Set Converter Format	0x2	0xaaaa	0x00000000	-	aaaa = Converter format.
Get Amp Gain	0xB80 0xBA0	0x00 0x00	0x000000aa	0x0000004A (P,W)	<ul style="list-style-type: none"> aa = Right gain aa = Left gain
Set Amp Gain	0x390 0x3A0 0x3B0	0xaa	0x00000000	-	<ul style="list-style-type: none"> aa = Right gain aa = Left gain aa = Right and left gain
Audio Widget DAC	0xF00	0x09	0x00000C1D	-	DAC—analog.
PCM Size and Rate	0xF00	0x0A	0x000A0060 0x000A0560	0x000A0060	<ul style="list-style-type: none"> 16-bit and 24-bit, 44.1kHz and 48kHz 96kHz and 192kHz
PCM Format	0xF00	0x0B	0x00000001	-	PCM only.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Output Amp Capabilities	0xF00	0x12	0x80034A4A	-	<ul style="list-style-type: none"> Mute, 1dB step, step 74 is 0dB 74 of 80 steps are exposed
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Converter Stream/Channel	0xF06	0x00	0x000000ab	0x00000000 (P, R, V, W, D)	<ul style="list-style-type: none"> a = Stream b = Channel position
Set Converter Stream/Channel	0x706	0xab	0x00000000	-	<ul style="list-style-type: none"> a = Stream b = Channel position
Get EAPD	0xF0C	0x00	0x0000000a	0x00000000 (P,W)	a = Left/right swap.
Set EAPD	0x70C	0x0a	0x00000000	-	a = Left/right swap.

Node 12: PC Beep Generator Widget

Table 22 describes a beep generator. PC beep is mixed in with all enabled output ports while in D0. When the PC beep input pin is connected but inactive, while not toggling no system noise is injected on the output pins. If the PC beep input is left unconnected, there is no impact on the performance of the output ports.

This is a mono widget. Only the left channel volume request is valid. Any request, read, or write with the right channel is ignored and returns 0x00000000. If both left and right are present in the request, only the value from the left side is used.

The beep gain level range (–4dB to –32dB) is for the speaker port. The default setting is –28dB on the speaker, and –46dB on the headphone.

Table 22: PC Beep Generator Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Amp Gain	0xBA0	0x00	0x0000000a	0x00000001 (P,W)	aa = Left gain.
Set Amp Gain	0x3A0 0x3B0	0xaa	0x00000000	-	<ul style="list-style-type: none"> aa = Left gain aa = Left gain
Audio Widget PC Beep	0xF00	0x09	0x0070000C	-	PC Beep generator with an output amp.
Get Output Amp Capabilities	0xF00	0x12	0x000F0707	-	4dB step, eight steps, and step 8 is –4dB.
Get Beep Generation Control	0xF0A	0x00	0x000000aa	0x00000000 (P,W)	aa = Divider.
Set Beep Generation Control	0x70A	0xaa	0x00000000	-	aa = Divider.

Node 13, 14: ADC 1, 2 Widget

Table 23 describes a stereo ADC that supports 16-bit and 24-bit widths, and 44.1kHz, 48kHz, and 96kHz sample rates. The ADC has a gain stage and a stereo one-of-four input selector.

Table 23: Node 13 and 14 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Converter Format	0xA	0x0000	0x0000aaaa	0x00000031 (P,W)	aaaa = Converter format.
Set Converter Format	0x2	0xaaaa	0x00000000	-	aaaa = Converter format.
Get Index 0 Amp Gain	0xB00 0xB20	0x00	0x000000aa 0x000000aa	0x0000004A (P,W)	<ul style="list-style-type: none"> aa = Right gain aa = Left gain
Get Index 1 Amp Gain	0xB00 0xB20	0x01	0x000000aa 0x000000aa	0x0000004A (P,W)	<ul style="list-style-type: none"> aa = Right gain aa = Left gain
Get Index 2 Amp Gain	0xB00 0xB20	0x02	0x000000aa 0x000000aa	0x0000004A (P,W)	<ul style="list-style-type: none"> aa = Right gain aa = Left gain
Get Index 3 Amp Gain	0xB00 0xB20	0x03	0x000000aa 0x000000aa	0x0000004A (P,W)	<ul style="list-style-type: none"> aa = Right gain aa = Left gain
Set Index 0 Amp Gain	0x350 0x360 0x370	0xaa	0x00000000	-	<ul style="list-style-type: none"> aa = Right gain aa = Left gain aa = Left and right gain
Set Index 1 Amp Gain	0x351 0x361 0x371	0xaa	0x00000000	-	<ul style="list-style-type: none"> aa = Right gain aa = Left gain aa = Left and right gain
Set Index 2 Amp Gain	0x352 0x362 0x372	0xaa	0x00000000	-	<ul style="list-style-type: none"> aa = Right gain aa = Left gain aa = Left and right gain
Set Index 3 Amp Gain	0x353 0x363 0x373	0xaa	0x00000000	-	<ul style="list-style-type: none"> aa = Right gain aa = Left gain aa = Left and right gain
Audio Widget ADC	0xF00	0x09	0x00100D1B	-	ADC—analog.
PCM Size And Rate	0xF00	0x0A	0x000A0160	-	16-bit and 24-bit/44.1kHz, 48kHz, and 96kHz.
PCM Format	0xF00	0x0B	0x00000001	-	PCM only.
Input Amp Capabilities	0xF00	0x0D	0x8003504A	-	Mute, 1dB step, 80 steps, and step 74 is 0dB.
Connection Length	0xF00	0x0E	0x00000004 0x00000003	-	<ul style="list-style-type: none"> Connected to 4 Node 14 reduces to three connections if node 1A is an analog stereo
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Connection Select	0xF01	0x00	0x0000000a	0x00000000 (P,W)	a = Connection index.
Set Connection Select	0x701	0x0a	0x00000000	-	a = Connection index.
Get Connection List	0xF02	0x00	0x1E191A18 0x1A151E19 0x00151E19	-	<ul style="list-style-type: none"> Node 13 Node 14 Node 14 reduces to three connections if node 1A is an analog stereo

Table 23: Node 13 and 14 Responses (Continued)

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state The settings reset is cleared by this verb or any write to this node.
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Converter Stream/Channel	0xF06	0x00	0x000000ab	0x00000000 (P, R, V, W, D)	<ul style="list-style-type: none"> a = Stream b = Channel position
Set Converter Stream/Channel	0x706	0xab	0x00000000	-	<ul style="list-style-type: none"> a = Stream b = Channel position
Get EAPD	0xF0C	0x00	0x0000000a	0x00000000 (P,W)	a = Left/right swap.
Set EAPD	0x70C	0x0a	0x00000000	-	a = Left/right swap.

Node 15: Mixer Widget

Table 24: Node 15 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Index 0 Amp Gain	0xB00	0x00	0x000000aa	0x00000000 (P,W)	<ul style="list-style-type: none"> a = Right gain a = Left gain
	0xB20		0x000000aa		
Get Index 1 Amp Gain	0xB00	0x01	0x000000aa	0x00000000 (P,W)	<ul style="list-style-type: none"> a = Right gain a = Left gain
	0xB20		0x000000aa		
Set Index 0 Amp Gain	0x350	0xaa	0x00000000	-	<ul style="list-style-type: none"> a = Right gain a = Left gain a = Left and right gain
	0x360				
	0x370				
Set Index 1 Amp Gain	0x351	0xaa	0x00000000	-	<ul style="list-style-type: none"> a = Right gain a = Left gain a = Left and right gain
	0x361				
	0x371				
Audio Widget Mixer	0xF00	0x09	0x0020050B	-	Mixer with an input amplifier.
Input Amp Capabilities	0xF00	0x0D	0x80034A4A	-	Mute, 1dB step, 74 steps, and step 74 is 0dB.
Connection Length	0xF00	0x0E	0x00000002	-	Connected to 2.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Connection List	0xF02	0x00	0x00001110	-	Connected to DAC 1, DAC 2.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.

Node 16: Port A/Vendor Widget

The following table describes a pin that has selectable headphone or line drive and supports jack sensing.

Table 25: Node 16 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Audio Widget Pin	0xF00	0x09	0x00400581 0x00F00000	-	<ul style="list-style-type: none"> Pin—analog Vendor widget Universal jack mode
Get Pin Capabilities	0xF00	0x0C	0x0001001C	-	Output, HP, jack sense, EAPD.
Connection Length	0xF00	0x0E	0x00000002	-	Connected to 2.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Connection	0xF01	0x00	0x0000000a	0x00000000 (P,W)	DAC 1 selected.
Set Connection	0x701	0x0a	0x00000000	-	<ul style="list-style-type: none"> 0 = DAC 1 1 = DAC 2
Get Connection List	0xF02	0x00	0x00001110	-	DAC 1, 2.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state The settings reset is cleared by this verb or any write to this node.
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Pin Control	0xF07	0x00	0x000000a0	0x000000C0 (P,W)	a = Headphone and output enable.
Set Pin Control	0x707	0xa0	0x00000000	-	a = Headphone and output enable.
Get Unsolicited Response	0xF08	0x00	0x000000aa	0x00000000 (P,W)	aa = Unsolicited enable and tag.
Set Unsolicited Response	0x708	0xaa	0x00000000	-	aa = Unsolicited enable and tag.
Get Pin Sense	0xF09	0x00	0xa0000000	-	<ul style="list-style-type: none"> a = Presence detect 8 = Present 0 = Missing
Get EAPD	0xF0C	0x00	0x0000000a	0x00000002 (P,W)	a = EAPD.
Set EAPD	0x70C	0x00	0x00000000	-	-
Get Default Config	0xF1C– 0xF1F	0x00	0xaabccdd	0x0421401F (P)	<ul style="list-style-type: none"> aa = Config4 bb = Config3 cc = Config2 dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.

Node 17: Port G

The following pin accepts a stereo signal and drives stereo speakers.

Table 26: Node 17 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Audio Widget Pin	0xF00	0x09	0x00400501	-	Pin—analog.
Get Pin Capabilities	0xF00	0x0C	0x00010010	-	Output, EAPD.
Connection Length	0xF00	0x0E	0x00000002	-	Connected to 2.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS D0, D1, D2, and D3.
Get Connection	0xF01	0x00	0x0000000a	0x00000000 (P,W)	DAC 1 selected.
Set Connection	0x701	0x0a	0x00000000	-	<ul style="list-style-type: none"> 0 = DAC 1 1 = DAC 2
Get Connection List	0xF02	0x00	0x00001110	-	Connected to DAC 1, 2.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state The settings reset is cleared by this verb or any write to this node.
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Pin Control	0xF07	0x00	0x000000a0	0x00000040 (P,W)	a = Output enable.
Set Pin Control	0x707	0xa0	0x00000000	-	a = Output enable.
Get EAPD	0xF0C	0x00	0x0000000a	0x00000002 (P,W)	a = EAPD.
Set EAPD	0x70C	0x00	0x00000000	-	-
Get Default Config	0xF1C– 0xF1F	0x00	0xaabbccdd	0x90170010 (P)	<ul style="list-style-type: none"> aa = Config4 bb = Config3 cc = Config2 dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.

Node 18: Port B Widget

Table 27 describes a stereo input pin that can be configured to be a line input or a microphone input. There is a microphone boost control and micbias. This pin supports jack sensing.

Table 27: Node 18 Response

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Amp Gain	0xB00 0xB20	0x00	0x000000aa 0x000000aa	0x00000000 (P,W)	<ul style="list-style-type: none"> aa = Right gain aa = Left gain
Set Amp Gain	0x350 0x360 0x370	0xaa	0x00000000	-	<ul style="list-style-type: none"> aa = Right gain aa = Left gain aa = Left and right gain
Audio Widget Pin	0xF00	0x09	0x0040048B 0x0040058B	-	<ul style="list-style-type: none"> Pin—analog Universal jack mode
Get Pin Capabilities	0xF00	0x0C	0x00001124 0x0000113C	Default Universal Jack mode	Vref, input, jack sense, out, headphone, EAPD
Input Amp Capabilities	0xF00	0x0D	0x002F0300	-	12dB step, four steps, and step 0 is 0dB.
Connection Length	0xF00	0x0E	0x00000002	Headset mode	Connected to 2.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Connection	0xF01	0x00	0x0000000a	0x00000000 (P,W)	<ul style="list-style-type: none"> DAC 1 selected Headset mode only
Set Connection	0x701	0x0a	0x00000000	-	<ul style="list-style-type: none"> 0 = DAC 1 1 = DAC 2 Headset mode only
Get Connection List	0xF02	0x00	0x00001110	-	<ul style="list-style-type: none"> DAC 1, 2 Headset mode only
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state The settings reset is cleared by this verb or any write to this node.
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Pin Control	0xF07	0x00	0x000000aa	0x00000000 (P,W)	Vref, aa = Input enable output, HP (headset mode).
Set Pin Control	0x707	0xaa	0x00000000	-	Vref, aa = Input enable output, HP (headset mode).
Get Unsolicited Response	0xF08	0x00	0xaa	0x00000000 (P,W)	aa = Unsolicited enable and tag.
Set Unsolicited Response	0x708	0xaa	0x00000000	-	aa = Unsolicited enable and tag.
Get Pin Sense	0xF09	0x00	0xa0000000	-	<ul style="list-style-type: none"> a = Presence detect 8 = Present 0 = Missing
Get EAPD	0xF0C	0x00	0x0000000a	0x00000002 (P,W)	a = EAPD.
Set EAPD	0x70C	0x00	0x00000000	-	-

Table 27: Node 18 Response (Continued)

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Default Config	0xF1C– 0xF1F	0x00	0xaabbccdd	0x048130F0 (P)	<ul style="list-style-type: none"> • aa = Config4 • bb = Config3 • cc = Config2 • dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.

Node 19: Port D Widget

Table 28 describes a stereo pin that can be configured to be a line input or a microphone input. There is a microphone boost control and micbias.

Table 28: Node 19 Response

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Amp Gain	0xB00 0xB20	0x00	0x000000aa 0x000000aa	0x00000000 (P,W)	<ul style="list-style-type: none"> aa = Right gain aa = Left gain
Set Amp Gain	0x350 0x360 0x370	0xaa	0x00000000	-	<ul style="list-style-type: none"> aa = Right gain aa = Left gain aa = Left and right gain
Audio Widget Pin	0xF00	0x09	0x0040048B	-	Pin—analog.
Get Pin Capabilities	0xF00	0x0C	0x00001124 0x00001120	Headset enabled	<ul style="list-style-type: none"> Vref, in, jack sense Vref, in
Input Amp Capabilities	0xF00	0x0D	0x002F0300	-	12dB step, four steps, and step 0 is 0dB.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Pin Control	0xF07	0x00	0x000000aa	0x00000000 (P,W)	aa = Vref, input enable.
Set Pin Control	0x707	0xaa	0x00000000	-	aa = Vref, input enable.
Get Unsolicited Response	0xF08	0x00	0xaa	0x00000000 (P,W)	aa = Unsolicited enable and tag.
Set Unsolicited Response	0x708	0xaa	0x00000000	-	aa = Unsolicited enable and tag.
Get Pin Sense	0xF09	0x00	0xa0000000	-	<ul style="list-style-type: none"> a = Presence detect 8 = Present 0 = Missing
Get Default Config	0xF1C- 0xF1F	0x00	0xaabbccdd	0x04A190F0 (P)	<ul style="list-style-type: none"> aa = Config4 bb = Config3 cc = Config2 dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.

Node 1A: Port C Widget

Port C is either an internal digital or analog microphone. The analog microphone has an option to send the left channel to both a left and right, mono microphone connection. Analog microphone is the reset default.

Table 29: Node 1A Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Amp Gain	0xB00 0xB20	0x00	0x000000aa 0x000000aa	0x00000000 (P,W)	<ul style="list-style-type: none"> aa = Right gain aa = Left gain
Set Amp Gain	0x350 0x360 0x370	0xaa	0x00000000	-	<ul style="list-style-type: none"> aa = Right gain aa = Left gain aa = Left and right gain
Audio Widget Pin	0xF00	0x09	0x0040048B	-	Pin—analog.
Get Pin Capabilities	0xF00	0x0C	0x00001120 0x00000020	-	<ul style="list-style-type: none"> Analog—Vref, input Digital—Input (digital microphone mode)
Input Amp Capabilities	0xF00	0x0D	0x002F0300	-	12dB step, four steps, and step 0 is 0dB.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS D0, D1, D2, and D3.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Pin Control	0xF07	0x00	0x000000aa	0x00000000 (P,W)	<ul style="list-style-type: none"> aa = Vref, input enable aa = Input enable (digital microphone mode)
Set Pin Control	0x707	0xaa	0x00000000	-	<ul style="list-style-type: none"> aa = Vref, input enable aa = Input enable (digital microphone mode)
Get Default Config	0xF1C– 0xF1F	0x00	0xaabbccdd	0x90A700F0 (P)	<ul style="list-style-type: none"> aa = Config4 bb = Config3 cc = Config2 dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.

Node 1B: Vendor Widget—EQ and DRC Settings

Table 30 describes a vendor-specific node. This node is used for writing and reading coefficients for the integrated EQ/DRC engine in the CODECs. A tool is available that allows easy tuning of the EQ and the DRC, and generates the verb tables needed for Basic Input/Output System (BIOS) programming.

Table 30: Node 1B Responses


Description	Verb ID	Parameter	Response	Default Value	Comments
Get EQ Configuration	0xA	0xa000	0x00000bbb	0x00000000 (P)	<ul style="list-style-type: none"> a = Register number bbb = 12-bit value
	0x2	0xabbb	0x00000000	-	<ul style="list-style-type: none"> a = Register number bbb = 12-bit value
Set EQ Configuration	0xB	0xa000	0x00000bbb	0x00000000 (P)	<ul style="list-style-type: none"> a = Register number bbb = 12-bit value
	0x3	0xabbb	0x00000000	-	<ul style="list-style-type: none"> a = Register number bbb = 12-bit value
	0xC	0xa000	0x00000bbb	0x00000000 (P)	<ul style="list-style-type: none"> a = Register number bbb = 12-bit value
	0x4	0xabbb	0x00000000	-	<ul style="list-style-type: none"> a = Register number bbb = 12-bit value
Audio Widget Vendor	F00	0x09	0x00F00000	-	-

Ordering Information

The following table shows the ordering information (device order part number and the supported functions).

Table 31: CX8000/CX8050 Ordering Information and Functions

Model/Order/Part Numbers				Supported Functions		Operating Temperature
Device Order Number	Audio CODEC Part Number	Revision	Audio CODEC Package Type	AudioSmart Class-D	Number of DACs/ADCs	
CX8000-11Z	CX8000	-11Z	40-QFN	No	4/4	0 to 70°C
CX8050-11Z	CX8050	-11Z	40-QFN	Yes	4/4	0 to 70°C

Note: All devices are lead-free (Pb-free), China Restriction of Hazardous Substances (RoHS) compliant , and are compatible with leaded re-flow processes. Contact the local Conexant sales office for advanced software options.

www.conexant.com

Headquarters: 1901 Main Street, Suite 300 Irvine, CA, 92614

General Information: U.S. and Canada: 888-855-4562 | International: 1 + 949-483-3000



© 2015 Conexant Systems, Inc.

Information in this document is provided in connection with Conexant Systems, Inc. ("Conexant") products. These materials are provided by Conexant as a service to its customers and may be used for informational purposes only. Conexant assumes no responsibility for errors or omissions in these materials. Conexant may make changes to this document at any time, without notice. Conexant advises all customers to ensure that they have the latest version of this document and to verify, before placing orders, that information being relied on is current and complete. Conexant makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Conexant's Terms and Conditions of Sale for such products, Conexant assumes no liability whatsoever.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF CONEXANT PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT. CONEXANT FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS, OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. CONEXANT SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Conexant products are not intended for use in medical, lifesaving or life sustaining applications. Conexant customers using or selling Conexant products for use in such applications do so at their own risk and agree to fully indemnify Conexant for any damages resulting from such improper use or sale.

The following are trademarks of Conexant Systems, Inc.: Conexant[®] and the Conexant[©] symbol, SmartAudio, SmartJack, SmartCD, and SmartDAA[®]. Product names or services listed in this publication are for identification purposes only, and may be trademarks of third parties. Third-party brands and names are the property of their respective owners.

For additional disclaimer information, consult Conexant's Legal Information posted at www.conexant.com which is incorporated by reference.

Reader Response: Conexant strives to produce quality documentation and welcomes your feedback. Please send comments and suggestions to conexant.tech.pubs@conexant.com. For technical questions, contact your local Conexant sales office or field applications engineer.